

LCFC Confidential

Dooku/Jinn 2.0

E490S/E490/R490/E590/R590


NM-911 Rev0.4 Schematic



Intel Whiskey Processor with DDR4 + PCH

R17M-P1-50

R17M-P1-70

2018-09-21 Rev0.4

Security Classification	LC Future Center Secret Data			Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	COVER PAGE		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size Custom	Document Number EE490/590 NM-B911	Rev 0.4
				Date:	Friday, September 14, 2018	Sheet 1 of 99



Voltage Rails

O --> Means ON
X --> Means OFF

Power Plane / State	B+	+1.05VALW +3VALW +1.8VALW +5VALW	+1.2V +0.6VS +VCC_ST	+5VS +3VS +VCC_CORE +VCC_GT +VCC_SA +VCC_IO +VCC_STG +VGA_CORE +1.5VS +0.95VS_VGA +1.5VS_VGA +1.8VS_VGA +3VS_VGA
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

STATE	SIGNAL						
	SLP_A#	SLP_S3#	SLP_S4#	SLP_S5#	VM_PWRON	EC_ON	SUSP#
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON
S1 (Power on)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	ON	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	ON	OFF

SMBUS Control Table

	SOURCE	Main VGA	BATT	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	CP Module	Security ROM	LAN PHY
EC_SMB_CK1 EC_SMB_DA1	IT8586E +3VL	X	V +3VALW	X	X	X	X	X	X	X
EC_SMB_CK3 EC_SMB_DA3	IT8586E +3VS	V +3VS_VGA	X	X	X	V +3VS	V +3V_PCH	X	X	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3V_PCH	X	X	V +3VS	V +3VS	V +3VS	X	V +5VS	V +3VS	X
PCH_SML0_CLK PCH_SML0_DATA	PCH +3V_PCH	X	X	X	X	X	X	X	X	V +3VALW

HSIO Port


Port	Device
1	PCIE (Card Reader)
2	Type-C Port
3	Type-A Port Gen1 (AOU)
4	Type-A Port Gen2 (DCI)
5	PCIE (GPU)
6	PCIE (GPU)
7	PCIE (GPU)
8	PCIE (GPU)
9	PCIE (LAN)
10	N/A
11	PCIE (WLAN)
12	SATA express (SATA)
13	N/A
14	N/A
15	M.2 (PCIE)
16	M.2 (SATA)

USB2.0 Port

Port	Device
1	Type-A Port Gen1 (AOU)
2	Type-C Port
3	Type-A Port Gen2 (DCI)
4	USB port (Sub Board)
5	BT
6	Camera
7	Touch Panel
8	Finger Printer
9	N/A
10	N/A



BOM Structure Table

BOM Structure	NOTE
PCB@	For PCB load BOM
3G@	3G function with WWAN
DIS@	Discreate SKU
UMA@	UMA SKU
DPRE@	With DP re-driver
NODPRE@	Bypass DP re-driver
NVPRO@	For Non-VPRO function
VPRO@	For VPRO function
MIRROR@	For mirror function
TPM@	TPM function
X76@	GPU VRAM Setting
XDP@	XDP function
EXO@	EXO function
ME@	ME Connector
EMC@	For EMC function
EMC_NS@	For EMC function (no mount)
RF@	For RF function
RF_NS@	For RF function (no mount)
WHL@	For WHL SKU
CNL@	For CNL SKU
SW@/AUDIO@	For Audio Jack Debug Selection
14S@	To recognize 14S SKU
CD@	Reduce capacitors quantity

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BOM LIST			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	EE490/590 NM-B911	0.4	
				Date:	Friday, September 14, 2018	Sheet	4 of 99

+3VS <9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,60,63,65,66,67,69,72,82,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100> +3VALW_PCH <8,9,10,11,12,13,15,19>

+VCC_IO <11,18,21,71>



DP port	Enable	Disable
DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm \pm 5% resistor	no connect
DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-k ohm \pm 5% resistor	no connect



HDMI

USB TYPE C

HDMI

eDP_RCOMP
Trace Width: 5 mils
Isolation Spacing: 25 mils
Resistor Value: 24.9 or 100 ohm 1%
Max Length: 600 mils
Pull-up to VCCIO through 24.9-ohm 1%resistor.
For CNL, it is 100 ohm 1%
Please refer to PDG Table 3-2.
Cited by 575412_WHL_U_PDG_Rev0.9

UC1A



Security Classification				LC Future Center Secret Data				Title	
Issued Date				2015/01/12		Deciphered Date		2016/01/12	
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								WHL(A)_DDI/eDP	
								EE490/590 NM-B911	
								Friday, September 14, 2018	





TABLE

	Pin	Interleave	Non-Interleave
Block 0	A26	DDR0_DQ[0]	DDR0_DQ[0]
	D26	DDR0_DQ[1]	DDR0_DQ[1]
	D28	DDR0_DQ[2]	DDR0_DQ[2]
	C28	DDR0_DQ[3]	DDR0_DQ[3]
	B26	DDR0_DQ[4]	DDR0_DQ[4]
	C26	DDR0_DQ[5]	DDR0_DQ[5]
	B28	DDR0_DQ[6]	DDR0_DQ[6]
	A28	DDR0_DQ[7]	DDR0_DQ[7]
	B30	DDR0_DQ[8]	DDR0_DQ[8]
	D30	DDR0_DQ[9]	DDR0_DQ[9]
	B33	DDR0_DQ[10]	DDR0_DQ[10]
	D32	DDR0_DQ[11]	DDR0_DQ[11]
	A30	DDR0_DQ[12]	DDR0_DQ[12]
	C30	DDR0_DQ[13]	DDR0_DQ[13]
	B32	DDR0_DQ[14]	DDR0_DQ[14]
Block 2	C32	DDR0_DQ[15]	DDR0_DQ[15]
	H37	DDR0_DQ[16]	DDR0_DQ[32]
	H34	DDR0_DQ[17]	DDR0_DQ[33]
	K34	DDR0_DQ[18]	DDR0_DQ[34]
	K35	DDR0_DQ[19]	DDR0_DQ[35]
	H36	DDR0_DQ[20]	DDR0_DQ[36]
	H35	DDR0_DQ[21]	DDR0_DQ[37]
	K36	DDR0_DQ[22]	DDR0_DQ[38]
	K37	DDR0_DQ[23]	DDR0_DQ[39]
	N36	DDR0_DQ[24]	DDR0_DQ[40]
	N34	DDR0_DQ[25]	DDR0_DQ[41]
	R37	DDR0_DQ[26]	DDR0_DQ[42]
	R34	DDR0_DQ[27]	DDR0_DQ[43]
	N37	DDR0_DQ[28]	DDR0_DQ[44]
	N35	DDR0_DQ[29]	DDR0_DQ[45]
Block 4	R36	DDR0_DQ[30]	DDR0_DQ[46]
	R35	DDR0_DQ[31]	DDR0_DQ[47]
	AN35	DDR0_DQ[32]	DDR1_DQ[0]
	AN34	DDR0_DQ[33]	DDR1_DQ[1]
	AR35	DDR0_DQ[34]	DDR1_DQ[2]
	AR34	DDR0_DQ[35]	DDR1_DQ[3]
	AN37	DDR0_DQ[36]	DDR1_DQ[4]
	AN36	DDR0_DQ[37]	DDR1_DQ[5]
	AR36	DDR0_DQ[38]	DDR1_DQ[6]
	AR37	DDR0_DQ[39]	DDR1_DQ[7]
	AU35	DDR0_DQ[40]	DDR1_DQ[8]
	AU34	DDR0_DQ[41]	DDR1_DQ[9]
	AW35	DDR0_DQ[42]	DDR1_DQ[10]
	AW34	DDR0_DQ[43]	DDR1_DQ[11]
	AU37	DDR0_DQ[44]	DDR1_DQ[12]
Block 6	AU36	DDR0_DQ[45]	DDR1_DQ[13]
	AW36	DDR0_DQ[46]	DDR1_DQ[14]
	AW37	DDR0_DQ[47]	DDR1_DQ[15]
	BA35	DDR0_DQ[48]	DDR1_DQ[32]
	BA34	DDR0_DQ[49]	DDR1_DQ[33]
	BC35	DDR0_DQ[50]	DDR1_DQ[34]
	BC34	DDR0_DQ[51]	DDR1_DQ[35]
	BA37	DDR0_DQ[52]	DDR1_DQ[36]
	BA36	DDR0_DQ[53]	DDR1_DQ[37]
	BC36	DDR0_DQ[54]	DDR1_DQ[38]
	BC37	DDR0_DQ[55]	DDR1_DQ[39]
	BE35	DDR0_DQ[56]	DDR1_DQ[40]
	BE34	DDR0_DQ[57]	DDR1_DQ[41]
	BG35	DDR0_DQ[58]	DDR1_DQ[42]
	BG34	DDR0_DQ[59]	DDR1_DQ[43]



LOGIC



TABLE

	Pin	Interleave	Non-Interleave
Block 0	C27	DDR0_DQSN[0]	DDR0_DQSN[0]
	D27	DDR0_DQSP[0]	DDR0_DQSP[0]
	D31	DDR0_DQSN[1]	DDR0_DQSN[1]
	C31	DDR0_DQSP[1]	DDR0_DQSP[1]
Block 2	J35	DDR0_DQSN[2]	DDR0_DQSN[4]
	J34	DDR0_DQSP[2]	DDR0_DQSP[4]
	P34	DDR0_DQSN[3]	DDR0_DQSN[5]
	P35	DDR0_DQSP[3]	DDR0_DQSP[5]
Block 4	AP35	DDR0_DQSN[4]	DDR1_DQSN[0]
	AP34	DDR0_DQSP[4]	DDR1_DQSP[0]
	AV34	DDR0_DQSN[5]	DDR1_DQSN[1]
	AV35	DDR0_DQSP[5]	DDR1_DQSP[1]
Block 6	BB35	DDR0_DQSN[6]	DDR1_DQSN[4]
	BB34	DDR0_DQSP[6]	DDR1_DQSP[4]
	BF34	DDR0_DQSN[7]	DDR1_DQSN[5]
	BF35	DDR0_DQSP[7]	DDR1_DQSP[5]



LOGIC

TABLE

Pin	DDR3L	LPDDR3	DDR4
AB35	DDR0_MA[5]	DDR0_CAA[0]	DDR0_MA[5]
W36	DDR0_MA[9]	DDR0_CAA[1]	DDR0_MA[9]
AA37	DDR0_MA[6]	DDR0_CAA[2]	DDR0_MA[6]
AB34	DDR0_MA[8]	DDR0_CAA[3]	DDR0_MA[8]
AA36	DDR0_MA[7]	DDR0_CAA[4]	DDR0_MA[7]
V34	DDR0_BA[2]	DDR0_CAA[5]	DDR0_BG[0]
AA34	DDR0_MA[12]	DDR0_CAA[6]	DDR0_MA[12]
W34	DDR0_MA[11]	DDR0_CAA[7]	DDR0_MA[11]
V35	DDR0_MA[15]	DDR0_CAA[8]	DDR0_ACT#
W35	DDR0_MA[14]	DDR0_CAA[9]	DDR0_BG[1]
AC32	DDR0_MA[13]	DDR0_CAB[0]	DDR0_MA[13]
AB32	DDR0_CAS#	DDR0_CAB[1]	DDR0_MA[15]
AC31	DDR0_WE#	DDR0_CAB[2]	DDR0_MA[14]
Y32	DDR0_RAS#	DDR0_CAB[3]	DDR0_MA[16]
W32	DDR0_BA[0]	DDR0_CAB[4]	DDR0_BA[0]
AC34	DDR0_MA[2]	DDR0_CAB[5]	DDR0_MA[2]
AB31	DDR0_BA[1]	DDR0_CAB[6]	DDR0_BA[1]
Y31	DDR0_MA[10]	DDR0_CAB[7]	DDR0_MA[10]
AC36	DDR0_MA[11]	DDR0_CAB[8]	DDR0_MA[11]
AC37	DDR0_MA[0]	DDR0_CAB[9]	DDR0_MA[0]
AC35	DDR0_MA[3]	Not Used	DDR0_MA[3]
AA35	DDR0_MA[4]	Not Used	DDR0_MA[4]














LOGIC

TABLE














	Pin	Interleave	Non-Interleave
Block 1	J22	DDR1_DQ[0]	DDR0_DQ[16]
	H25	DDR1_DQ[1]	DDR0_DQ[17]
	G22	DDR1_DQ[2]	DDR0_DQ[18]
	H22	DDR1_DQ[3]	DDR0_DQ[19]
	F25	DDR1_DQ[4]	DDR0_DQ[20]
	J25	DDR1_DQ[5]	DDR0_DQ[21]
	G25	DDR1_DQ[6]	DDR0_DQ[22]
	F22	DDR1_DQ[7]	DDR0_DQ[23]
	D22	DDR1_DQ[8]	DDR0_DQ[24]
	C22	DDR1_DQ[9]	DDR0_DQ[25]
	C24	DDR1_DQ[10]	DDR0_DQ[26]
	D24	DDR1_DQ[11]	DDR0_DQ[27]
	A22	DDR1_DQ[12]	DDR0_DQ[28]
	B22	DDR1_DQ[13]	DDR0_DQ[29]
	A24	DDR1_DQ[14]	DDR0_DQ[30]
	B24	DDR1_DQ[15]	DDR0_DQ[31]
Block 3	G31	DDR1_DQ[16]	DDR0_DQ[48]
	G32	DDR1_DQ[17]	DDR0_DQ[49]
	H29	DDR1_DQ[18]	DDR0_DQ[50]
	H28	DDR1_DQ[19]	DDR0_DQ[51]
	G28	DDR1_DQ[20]	DDR0_DQ[52]
	G29	DDR1_DQ[21]	DDR0_DQ[53]
	H31	DDR1_DQ[22]	DDR0_DQ[54]
	H32	DDR1_DQ[23]	DDR0_DQ[55]
	L31	DDR1_DQ[24]	DDR0_DQ[56]
	L32	DDR1_DQ[25]	DDR0_DQ[57]
	N29	DDR1_DQ[26]	DDR0_DQ[58]
	N28	DDR1_DQ[27]	DDR0_DQ[59]
	L28	DDR1_DQ[28]	DDR0_DQ[60]
	L29	DDR1_DQ[29]	DDR0_DQ[61]
	N31	DDR1_DQ[30]	DDR0_DQ[62]
	N32	DDR1_DQ[31]	DDR0_DQ[63]
Block 5	AJ29	DDR1_DQ[32]	DDR1_DQ[16]
	AJ30	DDR1_DQ[33]	DDR1_DQ[17]
	AM32	DDR1_DQ[34]	DDR1_DQ[18]
	AM31	DDR1_DQ[35]	DDR1_DQ[19]
	AM29	DDR1_DQ[36]	DDR1_DQ[20]
	AJ31	DDR1_DQ[37]	DDR1_DQ[21]
	AJ32	DDR1_DQ[38]	DDR1_DQ[22]
	AR31	DDR1_DQ[39]	DDR1_DQ[23]
	AR32	DDR1_DQ[40]	DDR1_DQ[24]
	AV30	DDR1_DQ[41]	DDR1_DQ[25]
	AV29	DDR1_DQ[42]	DDR1_DQ[26]
	AR30	DDR1_DQ[43]	DDR1_DQ[27]
	AR29	DDR1_DQ[44]	DDR1_DQ[28]
	AV32	DDR1_DQ[45]	DDR1_DQ[29]
	AV31	DDR1_DQ[46]	DDR1_DQ[30]
		DDR1_DQ[47]	DDR1_DQ[31]
Block 7	BA32	DDR1_DQ[48]	DDR1_DQ[48]
	BA31	DDR1_DQ[49]	DDR1_DQ[49]
	BD31	DDR1_DQ[50]	DDR1_DQ[50]
	BD32	DDR1_DQ[51]	DDR1_DQ[51]
	BA30	DDR1_DQ[52]	DDR1_DQ[52]
	BA29	DDR1_DQ[53]	DDR1_DQ[53]
	BD29	DDR1_DQ[54]	DDR1_DQ[54]
	BD30	DDR1_DQ[55]	DDR1_DQ[55]
	BG31	DDR1_DQ[56]	DDR1_DQ[56]
	BG32	DDR1_DQ[57]	DDR1_DQ[57]
	BK32	DDR1_DQ[58]	DDR1_DQ[58]
	BK31	DDR1_DQ[59]	DDR1_DQ[59]
	BG29	DDR1_DQ[60]	DDR1_DQ[60]
	BG30	DDR1_DQ[61]	DDR1_DQ[61]
	BK30	DDR1_DQ[62]	DDR1_DQ[62]
	BK29	DDR1_DQ[63]	DDR1_DQ[63]

LOGIC








M A DQ16	J22	DDR1_DQ_0DDR0_DQ_1DDR1_CK1_0DDR1_CK1_0	AF28	M B DDRCLK0_1066M	
M A DQ17	H25	DDR1_DQ_1DDR0_DQ_2DDR1_CK1_0DDR1_CK1_0	AF29	M B DDRCLK0_1066M	
M A DQ18	G22	DDR1_DQ_2DDR0_DQ_3DDR1_CK1_0DDR1_CK1_0	AF28	M B DDRCLK1_1066M	
M A DQ19	H22	DDR1_DQ_3DDR0_DQ_4DDR1_CK1_0DDR1_CK1_0	AF29	M B DDRCLK1_1066M	
M A DQ20	F25	DDR1_DQ_4DDR0_DQ_5DDR1_CK1_0DDR1_CK1_0	T28	M B CKE0	<25>
M A DQ21	J25	DDR1_DQ_5DDR0_DQ_6DDR1_CK1_0DDR1_CK1_0	T29	M B CKE1	<25>
M A DQ22	G25	DDR1_DQ_6DDR0_DQ_7DDR1_CK1_0DDR1_CK1_0	T28	M B CKE1	<25>
M A DQ23	F22	DDR1_DQ_7DDR0_DQ_8DDR1_CK1_0DDR1_CK1_0	T29	M B CKE1	<25>
M A DQ24	D22	DDR1_DQ_8DDR0_DQ_9DDR1_CK1_0DDR1_CK1_0	T28	M B CKE1	<25>
M A DQ25	C22	DDR1_DQ_9DDR0_DQ_10DDR1_CK1_0DDR1_CK1_0	T29	M B CKE1	<25>
M A DQ26	C24	DDR1_DQ_10DDR0_DQ_11DDR1_CK1_0DDR1_CK1_0	T28	M B CKE1	<25>
M A DQ27	D24	DDR1_DQ_11DDR0_DQ_12DDR1_CK1_0DDR1_CK1_0	T29	M B CKE1	<25>
M A DQ28	A22	DDR1_DQ_12DDR0_DQ_13DDR1_CK1_0DDR1_CK1_0	T28	M B CKE1	<25>
M A DQ29	B22	DDR1_DQ_13DDR0_DQ_14DDR1_CK1_0DDR1_CK1_0	T29	M B CKE1	<25>
M A DQ30	A24	DDR1_DQ_14DDR0_DQ_15DDR1_CK1_0DDR1_CK1_0	T28	M B CKE1	<25>
M A DQ31	B24	DDR1_DQ_15DDR0_DQ_16DDR1_CK1_0DDR1_CK1_0	T29	M B CKE1	<25>
M A DQ32	G31	DDR1_DQ_16DDR0_DQ_17DDR1_CK1_0DDR1_CK1_0	AF34	M B A2	<25>
M A DQ33	G32	DDR1_DQ_17DDR0_DQ_18DDR1_CK1_0DDR1_CK1_0	A337	M B A3	<25>
M A DQ34	H29	DDR1_DQ_18DDR0_DQ_19DDR1_CK1_0DDR1_CK1_0	AF35	M B A4	<25>
M A DQ35	H28	DDR1_DQ_19DDR0_DQ_20DDR1_CK1_0DDR1_CK1_0	AF35	M B A5	<25>
M A DQ36	G28	DDR1_DQ_20DDR0_DQ_21DDR1_CK1_0DDR1_CK1_0	AF35	M B A6	<25>
M A DQ37	G29	DDR1_DQ_21DDR0_DQ_22DDR1_CK1_0DDR1_CK1_0	A229	M B A7	<25>
M A DQ38	H31	DDR1_DQ_22DDR0_DQ_23DDR1_CK1_0DDR1_CK1_0	AE36	M B A8	<25>
M A DQ39	H32	DDR1_DQ_23DDR0_DQ_24DDR1_CK1_0DDR1_CK1_0	B320	M B A9	<25>
M A DQ40	L31	DDR1_DQ_24DDR0_DQ_25DDR1_CK1_0DDR1_CK1_0	A334	M B A10	<25>
M A DQ41	L32	DDR1_DQ_25DDR0_DQ_26DDR1_CK1_0DDR1_CK1_0	A334	M B A11	<25>
M A DQ42	N29	DDR1_DQ_26DDR0_DQ_27DDR1_CK1_0DDR1_CK1_0	A334	M B A12	<25>
M A DQ43	N28	DDR1_DQ_27DDR0_DQ_28DDR1_CK1_0DDR1_CK1_0	A334	M B A13	<25>
M A DQ44	L28	DDR1_DQ_28DDR0_DQ_29DDR1_CK1_0DDR1_CK1_0	A335	M B A14	<25>
M A DQ45	L29	DDR1_DQ_29DDR0_DQ_30DDR1_CK1_0DDR1_CK1_0	A337	M B A15	<25>
M A DQ46	N31	DDR1_DQ_30DDR0_DQ_31DDR1_CK1_0DDR1_CK1_0	A334	M B A16	<25>
M A DQ47	A29	DDR1_DQ_31DDR0_DQ_32DDR1_CK1_0DDR1_CK1_0	A334	M B A17	<25>
M A DQ48	N32	DDR1_DQ_32DDR0_DQ_33DDR1_CK1_0DDR1_CK1_0	A334	M B A18	<25>
M A DQ49	AM32	DDR1_DQ_33DDR0_DQ_34DDR1_CK1_0DDR1_CK1_0	A336	M B B50	<25>
M A DQ50	AM33	DDR1_DQ_34DDR0_DQ_35DDR1_CK1_0DDR1_CK1_0	W39	M B B51	<25>
M A DQ51	AM30	DDR1_DQ_35DDR0_DQ_36DDR1_CK1_0DDR1_CK1_0	W39	M B B52	<25>
M A DQ52	AM29	DDR1_DQ_36DDR0_DQ_37DDR1_CK1_0DDR1_CK1_0	Y28	M B B51	<25>
M A DQ53	A332	DDR1_DQ_37DDR0_DQ_38DDR1_CK1_0DDR1_CK1_0	W39	M B B52	<25>
M A DQ54	AR31	DDR1_DQ_38DDR0_DQ_39DDR1_CK1_0DDR1_CK1_0	H34	M A DQ52	<25>
M A DQ55	AR32	DDR1_DQ_39DDR0_DQ_40DDR1_CK1_0DDR1_CK1_0	H34	M A DQ53	<25>
M A DQ56	AV30	DDR1_DQ_40DDR0_DQ_41DDR1_CK1_0DDR1_CK1_0	G23	M A DQ54	<25>
M A DQ57	AR37	DDR1_DQ_41DDR0_DQ_42DDR1_CK1_0DDR1_CK1_0	G23	M A DQ55	<25>
M A DQ58	AR30	DDR1_DQ_42DDR0_DQ_43DDR1_CK1_0DDR1_CK1_0	G30	M A DQ56	<25>
M A DQ59	AR29	DDR1_DQ_43DDR0_DQ_44DDR1_CK1_0DDR1_CK1_0	H30	M A DQ57	<25>
M A DQ60	AV31	DDR1_DQ_44DDR0_DQ_45DDR1_CK1_0DDR1_CK1_0	H30	M A DQ58	<25>
M A DQ61	AR33	DDR1_DQ_45DDR0_DQ_46DDR1_CK1_0DDR1_CK1_0	N30	M A DQ59	<25>
M A DQ62	BA31	DDR1_DQ_46DDR0_DQ_47DDR1_CK1_0DDR1_CK1_0	AL31	M A DQ60	<25>
M A DQ63	B031	DDR1_DQ_47DDR0_DQ_48DDR1_CK1_0DDR1_CK1_0	A337	M B DQ52	<25>
M A DQ64	B032	DDR1_DQ_48DDR0_DQ_49DDR1_CK1_0DDR1_CK1_0	AL30	M B DQ53	<25>
M A DQ65	BA30	DDR1_DQ_49DDR0_DQ_50DDR1_CK1_0DDR1_CK1_0	B331	M B DQ54	<25>
M A DQ66	B033	DDR1_DQ_50DDR0_DQ_51DDR1_CK1_0DDR1_CK1_0	B331	M B DQ55	<25>
M A DQ67	B034	DDR1_DQ_51DDR0_DQ_52DDR1_CK1_0DDR1_CK1_0	B331	M B DQ56	<25>
M A DQ68	B029	DDR1_DQ_52DDR0_DQ_53DDR1_CK1_0DDR1_CK1_0	B331	M B DQ57	<25>
M A DQ69	B030	DDR1_DQ_53DDR0_DQ_54DDR1_CK1_0DDR1_CK1_0	B330	M B DQ58	<25>
M A DQ70	B028	DDR1_DQ_54DDR0_DQ_55DDR1_CK1_0DDR1_CK1_0	Y29	M B B50	<25>
M A DQ71	B032	DDR1_DQ_55DDR0_DQ_56DDR1_CK1_0DDR1_CK1_0	Y29	M B B51	<25>
M A DQ72	B031	DDR1_DQ_56DDR0_DQ_57DDR1_CK1_0DDR1_CK1_0	Y29	M B B52	<25>
M A DQ73	BK31	DDR1_DQ_57DDR0_DQ_58DDR1_CK1_0DDR1_CK1_0	Y29	M B B53	<25>
M A DQ74	B029	DDR1_DQ_58DDR0_DQ_59DDR1_CK1_0DDR1_CK1_0	Y29	M B B54	<25>
M A DQ75	B030	DDR1_DQ_59DDR0_DQ_60DDR1_CK1_0DDR1_CK1_0	Y29	M B B55	<25>
M A DQ76	BK30	DDR1_DQ_60DDR0_DQ_61DDR1_CK1_0DDR1_CK1_0	Y29	M B B56	<25>
M A DQ77	BK29	DDR1_DQ_61DDR0_DQ_62DDR1_CK1_0DDR1_CK1_0	Y29	M B B57	<25>
M A DQ78	BK29	DDR1_DQ_62DDR0_DQ_63DDR1_CK1_0DDR1_CK1_0	Y29	M B B58	<25>
M A DQ79	BK29	DDR1_DQ_63DDR0_DQ_64DDR1_CK1_0DDR1_CK1_0	Y29	M B B59	<25>
M A DQ80	BK29	DDR1_DQ_64DDR0_DQ_65DDR1_CK1_0DDR1_CK1_0	Y29	M B B60	<25>
M A DQ81	BK29	DDR1_DQ_65DDR0_DQ_66DDR1_CK1_0DDR1_CK1_0	Y29	M B B61	<25>
M A DQ82	BK29	DDR1_DQ_66DDR0_DQ_67DDR1_CK1_0DDR1_CK1_0	Y29	M B B62	<25>
M A DQ83	BK29	DDR1_DQ_67DDR0_DQ_68DDR1_CK1_0DDR1_CK1_0	Y29	M B B63	<25>
M A DQ84	BK29	DDR1_DQ_68DDR0_DQ_69DDR1_CK1_0DDR1_CK1_0	Y29	M B B64	<25>
M A DQ85	BK29	DDR1_DQ_69DDR0_DQ_70DDR1_CK1_0DDR1_CK1_0	Y29	M B B65	<25>
M A DQ86	BK29	DDR1_DQ_70DDR0_DQ_71DDR1_CK1_0DDR1_CK1_0	Y29	M B B66	<25>
M A DQ87	BK29	DDR1_DQ_71DDR0_DQ_72DDR1_CK1_0DDR1_CK1_0	Y29	M B B67	<25>
M A DQ88	BK29	DDR1_DQ_72DDR0_DQ_73DDR1_CK1_0DDR1_CK1_0	Y29	M B B68	<25>
M A DQ89	BK29	DDR1_DQ_73DDR0_DQ_74DDR1_CK1_0DDR1_CK1_0	Y29	M B B69	<25>
M A DQ90	BK29	DDR1_DQ_74DDR0_DQ_75DDR1_CK1_0DDR1_CK1_0	Y29	M B B70	<25>
M A DQ91	BK29	DDR1_DQ_75DDR0_DQ_76DDR1_CK1_0DDR1_CK1_0	Y29	M B B71	<25>
M A DQ92	BK29	DDR1_DQ_76DDR0_DQ_77DDR1_CK1_0DDR1_CK1_0	Y29	M B B72	<25>
M A DQ93	BK29	DDR1_DQ_77DDR0_DQ_78DDR1_CK1_0DDR1_CK1_0	Y29	M B B73	<25>
M A DQ94	BK29	DDR1_DQ_78DDR0_DQ_79DDR1_CK1_0DDR1_CK1_0	Y29	M B B74	<25>
M A DQ95	BK29	DDR1_DQ_79DDR0_DQ_80DDR1_CK1_0DDR1_CK1_0	Y29	M B B75	<25>
M A DQ96	BK29	DDR1_DQ_80DDR0_DQ_81DDR1_CK1_0DDR1_CK1_0	Y29	M B B76	<25>
M A DQ97	BK29	DDR1_DQ_81DDR0_DQ_82DDR1_CK1_0DDR1_CK1_0	Y29	M B B77	<25>
M A DQ98	BK29	DDR1_DQ_82DDR0_DQ_83DDR1_CK1_0DDR1_CK1_0	Y29	M B B78	<25>
M A DQ99	BK29	DDR1_DQ_83DDR0_DQ_84DDR1_CK1_0DDR1_CK1_0	Y29	M B B79	<25>
M A DQ100	BK29	DDR1_DQ_84DDR0_DQ_85DDR1_CK1_0DDR1_CK1_0	Y29	M B B80	<25>
M A DQ101	BK29	DDR1_DQ_85DDR0_DQ_86DDR1_CK1_0DDR1_CK1_0	Y29	M B B81	<25>
M A DQ102	BK29	DDR1_DQ_86DDR0_DQ_87DDR1_CK1_0DDR1_CK1_0	Y29	M B B82	<25>
M A DQ103	BK29	DDR1_DQ_87DDR0_DQ_88DDR1_CK1_0DDR1_CK1_0	Y29	M B B83	<25>
M A DQ104	BK29	DDR1_DQ_88DDR0_DQ_89DDR1_CK1_0DDR1_CK1_0	Y29	M B B84	<25>
M A DQ105	BK29	DDR1_DQ_89DDR0_DQ_90DDR1_CK1_0DDR1_CK1_0	Y29	M B B85	<25>
M A DQ106	BK29	DDR1_DQ_90DDR0_DQ_91DDR1_CK1_0DDR1_CK1_0	Y29	M B B86	<25>
M A DQ107	BK29	DDR1_DQ_91DDR0_DQ_92DDR1_CK1_0DDR1_CK1_0	Y29	M B B87	<25>
M A DQ108	BK29	DDR1_DQ_92DDR0_DQ_93DDR1_CK1_0DDR1_CK1_0	Y29	M B B88	<25>
M A DQ109	BK29	DDR1_DQ_93DDR0_DQ_94DDR1_CK1_0DDR1_CK1_0	Y29	M B B89	<25>
M A DQ110	BK29	DDR1_DQ_94DDR0_DQ_95DDR1_CK1_0DDR1_CK1_0	Y29	M B B90	<25>
M A DQ111	BK29	DDR1_DQ_95DDR0_DQ_96DDR1_CK1_0DDR1_CK1_0	Y29	M B B91	<25>
M A DQ112	BK29	DDR1_DQ_96DDR0_DQ_97DDR1_CK1_0DDR1_CK1_0	Y29	M B B92	<25>
M A DQ113	BK29	DDR1_DQ_97DDR0_DQ_98DDR1_CK1_0DDR1_CK1_0	Y29	M B B93	<25>
M A DQ114	BK29	DDR1_DQ_98DDR0_DQ_99DDR1_CK1_0DDR1_CK1_0	Y29	M B B94	<25>
M A DQ115	BK29	DDR1_DQ_99DDR0_DQ_100DDR1_CK1_0DDR1_CK1_0	Y29	M B B95	<25>
M A DQ116	BK29	DDR1_DQ_100DDR0_DQ_101DDR1_CK1_0DDR1_CK1_0	Y29	M B B96	<25>
M A DQ117	BK29	DDR1_DQ_101DDR0_DQ_102DDR1_CK1_0DDR1_CK1_0	Y29	M B B97	<25>
M A DQ118	BK29	DDR1_DQ_102DDR0_DQ_103DDR1_CK1_0DDR1_CK1_0	Y29	M B B98	<25>
M A DQ119	BK29	DDR1_DQ_103DDR0_DQ_104DDR1_CK1_0DDR1_CK1_0	Y29	M B B99	<25>
M A DQ120	BK29	DDR1_DQ_104DDR0_DQ_105DDR1_CK1_0DDR1_CK1_0	Y29	M B B100	<25>
M A DQ121	BK29	DDR1_DQ_105DDR0_DQ_106DDR1_CK1_0DDR1_CK1_0	Y29	M B B101	<25>
M A DQ122	BK29	DDR1_DQ_106DDR0_DQ_107DDR1_CK1_0DDR1_CK1_0	Y29	M B B102	<25>
M A DQ123	BK29	DDR1_DQ_107DDR0_DQ_108DDR1_CK1_0DDR1_CK1_0	Y29	M B B103	<25>
M A DQ124	BK29	DDR1_DQ_108DDR0_DQ_109DDR1_CK1_0DDR1_CK1_0	Y29	M B B104	<25>
M A DQ125	BK29	DDR1_DQ_109DDR0_DQ_110DDR1_CK1_0DDR1_CK1_0	Y29	M B B105	<25>
M A DQ126	BK29	DDR1_DQ_110DDR0_DQ_111DDR1_CK1_0DDR1_CK1_0	Y29	M B B106	<25>
M A DQ127	BK29	DDR1_DQ_111DDR0_DQ_112DDR1_CK1_0DDR1_CK1_0	Y29	M B B107	<25>
M A DQ128	BK29	DDR1_DQ_112DDR0_DQ_113DDR1_CK1_0DDR1_CK1_0	Y29	M B B108	<25>
M A DQ129	BK29	DDR1_DQ_113DDR0_DQ_114DDR1_CK1_0DDR1_CK1_0	Y29	M B B109	<25>
M A DQ130	BK29	DDR1_DQ_114DDR0_DQ_115DDR1_CK1_0DDR1_CK1_0	Y29	M B B110	<25>
M A DQ131	BK29	DDR1_DQ_115DDR0_DQ_116DDR1_CK1_0DDR1_CK1_0	Y29	M B B111	<25>
M A DQ132	BK29	DDR1_DQ_116DDR0_DQ_117DDR1_CK1_0DDR1_CK1_0	Y29	M B B112	<25>
M A DQ133	BK29	DDR1_DQ_117DDR0_DQ_118DDR1_CK1_0DDR1_CK1_0	Y29	M B B113	<25>
M A DQ134	BK29	DDR1_DQ_118DDR0_DQ_119DDR1_CK1_0DDR1_CK1_0	Y29	M B B114	<25>
M A DQ135	BK29	DDR1_DQ_119DDR0_DQ_120DDR1_CK1_0DDR1_CK1_0	Y29	M B B115	<25>
M A DQ136	BK29	DDR1_DQ_120DDR0_DQ_121DDR1_CK1_0DDR1_CK1_0	Y29	M B B116	<25>
M A DQ137	BK29	DDR1_DQ_121DDR0_DQ_122DDR1_CK1_0DDR1_CK1_0	Y29	M B B117	<25>
M A DQ138	BK29	DDR1_DQ_122DDR0_DQ_123DDR1_CK1_0DDR1_CK1_0	Y29	M B B118	<25>
M A DQ139	BK29	DDR1_DQ_123DDR0_DQ_124DDR1_CK1_0DDR1_CK1_0	Y29	M B B119	<25>
M A DQ140	BK29	DDR1_DQ_124DDR0_DQ_125DDR1_CK1_0DDR1_CK1_0	Y29	M B B120	<25>
M A DQ141	BK29	DDR1_DQ_125DDR0_DQ_126DDR1_CK1_0DDR1_CK1_0	Y29	M B B121	<25>
M A DQ142	BK29	DDR1_DQ_126DDR0_DQ_127DDR1_CK1_0DDR1_CK1_0	Y29	M B B122	<25>
M A DQ143	BK29	DDR1_DQ_127DDR0_DQ_128DDR1_CK1_0DDR1_CK1_0	Y29	M B B123	<25>
M A DQ144	BK29	DDR1_DQ_128DDR0_DQ_129DDR1_CK1_0DDR1_CK1_0	Y29	M B B124	<25>
M A DQ145	BK29	DDR1_DQ_129DDR0_DQ_130DDR1_CK1_0DDR1_CK1_0	Y29	M B B125	<25>
M A DQ146	BK29	DDR1_DQ_130DDR0_DQ_131DDR1_CK1_0DDR1_CK1_0	Y29	M B B126	<25>
M A DQ147	BK29	DDR1_DQ_131DDR0_DQ_132DDR1_CK1_0DDR1_CK1_0	Y29	M B B127	<25>
M A DQ148	BK29	DDR1_DQ_132DDR0_DQ_133DDR1_CK1_0DDR1_CK1_0	Y29	M B B128	<25>
M A DQ149	BK29	DDR1_DQ_133DDR0_DQ_134DDR1_CK1_0DDR1_CK1_0	Y29	M B B129	<25>
M A DQ150	BK29	DDR1_DQ_134DDR0_DQ_135DDR1_CK1_0DDR1_CK1_0	Y29	M B B130	<25>
M A DQ151	BK29	DDR1_DQ_135DDR0_DQ_136DDR1_CK1_0DDR1_CK1_0	Y29	M B B131	<25>
M A DQ152	BK29	DDR1_DQ_136DDR0_DQ_137DDR1_CK1_0DDR1_CK1_0	Y29	M B B132	<25>
M A DQ153	BK29	DDR1_DQ_137DDR0_DQ_138DDR1_CK1_0DDR1_CK1_0	Y29	M B B133	<25>
M A DQ154	BK29	DDR1_DQ_138DDR0_DQ_139DDR1_CK1_0DDR1_CK1_0	Y29	M B B134	<25>
M A DQ155	BK29	DDR1_DQ_139DDR0_DQ_140DDR1_CK1_0DDR1_CK1_0	Y29	M B B135	<25>
M A DQ156	BK29	DDR1_DQ_140DDR0_DQ_141DDR1_CK1_0DDR1_CK1_0	Y29	M B B136	<25>
M A DQ157	BK29	DDR1_DQ_141DDR0_DQ_142DDR1_CK1_0DDR1_CK1_0	Y29	M B B137	<25>
M A DQ158	BK29	DDR1_DQ_142DDR0_DQ_143DDR1_CK1_0DDR1_CK1_0	Y29	M B B138	<25>
M A DQ159	BK29	DDR1_DQ_143DDR0_DQ_144DDR1_CK1_0DDR1_CK1_0	Y29	M B B139	<25>
M A DQ160	BK29	DDR1_DQ_144DDR0_DQ_145DDR1_CK1_0DDR1_CK1_0	Y29	M B B140	<25>
M A DQ161	BK29	DDR1_DQ_145DDR0_DQ_146DDR1_CK1_0DDR1_CK1_0	Y29	M B B141	<25>
M A DQ162	BK29	DDR1_DQ_146DDR0_DQ_147DDR1_CK1_0DDR1_CK1_0	Y29	M B B142	<25>
M A DQ163	BK29	DDR1_DQ_147DDR0_DQ_148DDR1_CK1_0DDR1_CK1_0	Y29	M B B143	<25>
M A DQ164	BK29	DDR1_DQ_148DDR0_DQ_149DDR1_CK1_0DDR1_CK1_0	Y29	M B B144	<25>
M A DQ165	BK29</				



SPIO 2 Load Topology Reserved





SPIO_MOSI	Reserved	Rising edge of RSMRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPIO_IO2	Reserved	Rising edge of RSMRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPIO_IO3	Reserved	Rising edge of RSMRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.







Vendor	P/N	LCFC P/N
WINBOND	W25Q128JVS1Q	SA00008A300
MXIC	MX25L12873FM2I-10G	SA00005VM00

Security Classification	LC Future Center Secret Data	Title
Issued Date	2015/01/12	Deciphered Date
2016/01/12		
WHL(E) SPI/LPC/CLK/SMBUS		
Size	Document Number	Rev
0.4	EE490/590 NM-B911	0.4
Date	Friday, September 14, 2015	Sheet 9 of 99



Status	PLANARID3 (GPP_D16)	PHASE	PLANARID2 (GPP_D15)	PLANARID1 (GPP_D14)	PLANARID0 (GPP_D13)
UMA	0 (R1016)	EVT	0 (R1018)	0 (R1020)	0 (R1031)
DIS	1 (R1015)	FVT	0 (R1018)	0 (R1020)	1 (R1030)
		SIT	0 (R1018)	1 (R1019)	0 (R1031)
		SVT	0 (R1018)	1 (R1019)	1 (R1030)











Figure 6-2. Supported PCH PCI Express* Link Configurations

[illegible]

HSIO Configuration	CS19 E14/E15
PCIE 1	Media Card Controller
USB2 2	Type-C Port
USB3 3	Type-A Port-Gen1(AOU)
USB3 4	Type-A Port-Gen2(DCI)
PCIE 5 x4_L0	#GPU
PCIE 5 x4_L1	#GPU
PCIE 5 x4_L2	#GPU
PCIE 5 x4_L3	#GPU
PCIE 9	GbE PHY
PCIE 10	(Reserved)
PCIE 11	(Reserved)
SATA 1	2.5 HDD
PCIE 13	(Reserved)
PCIE 14	(Reserved)
PCIE 15 x2_L0	PCIe Optane
PCIE 15 x2_L1	PCIe Optane / SATA



Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT OF R&D INFORMATION CENTER EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. ANY DISCLOSURE OF THIS SHEET OR INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>			<p>Size Document Number Custom EE490/S90 N-B911</p> <p>Date: Friday, September 14, 2018 12:01 PM</p>	<p>Rev 0.4</p>



+RTCBATT <66,80>
+RTCVCC <15,19>
+3VS <5,9,10,11,12,15,23,25,30,32,37,39,40,47,50,57,58,59,60,63,65,66,67,69,72,82,85,86>




RTC External Circuit

+RTCBATT, +RTCVCC
Trace width = 20mils



RTC Crystal

1. Space > 15mils
2. No trace under crystal
3. Place on opposit side of MCP for temp influence



HDD

M.2 SSD

WLAN

LAN

GPU

CR

UC1J
AW2
AV2
CF30

CLKOUT_PCIE_N_0
CLKOUT_PCIE_P_0
GPP_B5/SRCCLKREQ0#

CLKOUT_PCIE_N_1
CLKOUT_PCIE_P_1
GPP_B6/SRCCLKREQ1#

CLKOUT_PCIE_N_2
CLKOUT_PCIE_P_2
GPP_B7/SRCCLKREQ2#

CLKOUT_PCIE_N_3
CLKOUT_PCIE_P_3
GPP_B8/SRCCLKREQ3#

CLKOUT_PCIE_N_4
CLKOUT_PCIE_P_4
GPP_B9/SRCCLKREQ4#

CLKOUT_PCIE_N_5
CLKOUT_PCIE_P_5
GPP_B10/SRCCLKREQ5#

CLKOUT_PCIE_N_6
CLKOUT_PCIE_P_6
GPP_B11/SRCCLKREQ6#

CLKOUT_PCIE_N_7
CLKOUT_PCIE_P_7
GPP_B12/SRCCLKREQ7#

CLKOUT_PCIE_N_8
CLKOUT_PCIE_P_8
GPP_B13/SRCCLKREQ8#

CLKOUT_PCIE_N_9
CLKOUT_PCIE_P_9
GPP_B14/SRCCLKREQ9#

CLKOUT_PCIE_N_10
CLKOUT_PCIE_P_10
GPP_B15/SRCCLKREQ10#

CLKOUT_PCIE_N_11
CLKOUT_PCIE_P_11
GPP_B16/SRCCLKREQ11#

CLKOUT_PCIE_N_12
CLKOUT_PCIE_P_12
GPP_B17/SRCCLKREQ12#

CLKOUT_PCIE_N_13
CLKOUT_PCIE_P_13
GPP_B18/SRCCLKREQ13#

CLKOUT_PCIE_N_14
CLKOUT_PCIE_P_14
GPP_B19/SRCCLKREQ14#

CLKOUT_PCIE_N_15
CLKOUT_PCIE_P_15
GPP_B20/SRCCLKREQ15#

CLKOUT_PCIE_N_16
CLKOUT_PCIE_P_16
GPP_B21/SRCCLKREQ16#

CLKOUT_PCIE_N_17
CLKOUT_PCIE_P_17
GPP_B22/SRCCLKREQ17#

CLKOUT_PCIE_N_18
CLKOUT_PCIE_P_18
GPP_B23/SRCCLKREQ18#

CLKOUT_PCIE_N_19
CLKOUT_PCIE_P_19
GPP_B24/SRCCLKREQ19#

CLKOUT_PCIE_N_20
CLKOUT_PCIE_P_20
GPP_B25/SRCCLKREQ20#

CLKOUT_PCIE_N_21
CLKOUT_PCIE_P_21
GPP_B26/SRCCLKREQ21#

CLKOUT_PCIE_N_22
CLKOUT_PCIE_P_22
GPP_B27/SRCCLKREQ22#

CLKOUT_PCIE_N_23
CLKOUT_PCIE_P_23
GPP_B28/SRCCLKREQ23#

CLKOUT_PCIE_N_24
CLKOUT_PCIE_P_24
GPP_B29/SRCCLKREQ24#

BT32 CLKOUT_ITPXPDP_N
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

CK3 CLKOUT_ITPXPDP_P
CK3 CLKOUT_ITPXPDP_P

Need close CPU

EMC L1401 1 2 SBY100505T-300Y-N PCH_XTAL24_IN_R

SM01000JNQJ

FOOTPRINT:R_0402



EMC L1402 1 2 SBY100505T-300Y-N PCH_XTAL24_OUT_R

SM01000JNQJ

FOOTPRINT:R_0402

7.3.2.3 WHLU PCH-LP Platform XTAL Routing Guidelines

Figure 7-7. WHLU PCH-LP Platform Crystal XTAL_IN/OUT Topology














YC1
Equivalent resistance (RR) = 30 Ohm

TABLE of XTAL (YC1)		
Vendor	P/N	LCFC P/N
TXC	8Y24000034	SJ10000S500
HARMONY	X2C024000DC1H-HU	SJ10000RR00


Security Classification			
LC Future Center Secret Data			
Issued Date	2015/01/12	Deciphered Date	2016/01/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		WHL(J)_RTC/CLK	
Size	Document Number	EE490/590 NM-B911	Rev 0.4
Date	Friday, September 14, 2018	Sheet 14	of 99



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	WHL(K)_SYS PM		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size: Document Number Custom: EE490/590 NW-B911		
				Date: Friday, September 14, 2018 Sheet 15 of 99		Rev 0.4

+VCC_CORE <17,27,87,90>
+VCC_ST <8,15,18,71,86>
+VCC_STG <8,18,71>






[WHL PDG]Package Sensing Recommendations

- 1.Trace Length Match: <25mil
- 2.Space: >25mil
- 3.Trace impedance:50ohm
- 4.Sense traces should be referenced to a solid ground plane
- 5.Avoid crossing over plane splits


[WHL PDG]SVID

VIDALERT#, VIDSCLK, and VIDSCLK comprise a three signal serial synchronous interface (SVID) used to transfer power management information between the Whiskey Lake processor and the voltage regulator controllers. Alert signal must be routed between Clk and Data signals to minimize Cross-Talk.




Topology Guidelines

SVID Signals	VIDSOUT, VIDSCK, VIDSALERT#
VIDSOUT platform resistors	Rpu1=100Ω, Rpu2=100Ω, Rs1=0Ω, Rs2=10Ω
VIDSCK platform resistors	Rpu1=Empty, Rpu2=45Ω, Rs1=0Ω, Rs2=49.9Ω
VIDSALERT# platform resistors	Rpu1=56Ω, Rpu2=Empty, Rs1=220Ω, Rs2=0Ω
Platform resistors tolerances	± 5%
Route ordering	When routing at minimum spacing route Alert between Data and Clock




Routing guideline for RSHUNT for WHL U42

- Place 3x 0.2mmOhm RSHUNT for WHL U42



File Number	CFL U43	WHL U42 QS/Production	CNL U22/WHL U42 ESO/1
AA9	V003T	V0000RE	V003T
AB0	V003T	V0000RE	V003T
AB2	V003T	V0000RE	V003T
AB8	V003T	V0000RE	V003T
AB9	V003T	V0000RE	V003T
AC8	V003T	V0000RE	V003T
AD9	V003T	V0000RE	V003T
AE10	V003T	V0000RE	V003T
AE8	V003T	V0000RE	V003T
AE9	V003T	V0000RE	V003T
AF10	V003T	V0000RE	V003T
AF2	V003T	V0000RE	V003T
AF8	V003T	V0000RE	V003T
AG8	V003T	V0000RE	V003T
AG9	V003T	V0000RE	V003T
AH9	V003T	V0000RE	V003T
AJ10	V003T	V0000RE	V003T
AJ8	V003T	V0000RE	V003T
AK2	V003T	V0000RE	V003T
AK9	V003T	V0000RE	V003T
AL10	V003T	V0000RE	V003T
AL8	V003T	V0000RE	V003T
AL9	V003T	V0000RE	V003T
AM8	V003T	V0000RE	V003T
V2	V003T	V0000RE	V003T
Y10	V003T	V0000RE	V003T
Y8	V003T	V0000RE	V003T






Table 10-9. Other DC Characteristics (Sheet 1 of 2)

Symbol	Parameter	Min.	Nom.	Max.	Unit	Note
VCCPRIM_ip05	Core Logic, Ungated SRAM, I/O Blocks, USB AFE, Processor Sideband, JTAG, Thermal Sensor, MIP1* DPHY Primary WellSP	0.9975	1.05	1.1025	V	

66

Intel Confidential

EDS

Electrical Characteristics






Table 10-9. Other DC Characteristics (Sheet 2 of 2)


Symbol	Parameter	Min.	Nom.	Max.	Unit	Notes
VCCIRM_1P8	1.8V Primary Well	1.71	1.8	1.89	V	1
VCCIRM_3P3	3.3V Primary Well	3.12	3.3	3.46	V	1
VCCIRM_CORE	Core Logic Primary Well	0.9975	1.05	1.1025	V	1
VCCIRMPHYLL_1P05	Analogy Supply for SATA 3.0, PCIe Gen2 / Gen 3, and SATA PLX Primary Well	0.99975	1.05	1.1025	V	1
VCCIRPL_05	Analogy Supply for OH, USB 2.0 and Audio PLX Primary Well	0.99975	1.05	1.1025	V	1
VCCISP3 (3.3V)	SP3 Primary Well - 3.3V	3.12	3.3	3.46	V	1
VCCISPE (1.8V)	SP3 Primary Well - 1.8V	1.71	1.8	1.89	V	1
VCCIDA (3.3V)	Intel® HD Audio Supply Primary Well_1	3.12	3.3	3.46	V	1
VCCIDA (1.8V)	Intel® HD Audio Supply Primary Well_2	1.71	1.8	1.89	V	1
VCCIDA (1.5V)	Intel® HD Audio Supply Primary Well_3	1.425	1.5	1.575	V	1
VCCISDGP_3P3	Deep Sleep Well for GPD and USB 2.0	3.12	3.3	3.46	V	1
VCCISDGP_1P8	Deep Sleep Well for GPD and USB 2.0	1.71	1.8	1.89	V	1

Notes

- Notes:**
1. The I/O buffer supply voltage is measured at the PCH package pins. The tolerances shown in Table 10-9, "Other DC Characteristics" are inclusive of all noise from DC up to 20 MHz. In testing, the voltage rails should be measured with a bandwidth limited oscilloscope that has a roll off of 3db/decade above 20 MHz.
 2. Maximum Crystal ESR is 50 kohm.




Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	WHL(O)_PW-OTHERS	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF I&D TO ANY OTHER PERSON OR ORGANIZATION WITHOUT THE WRITTEN AUTHORIZATION OF LC FUTURE CENTER. ANY UNAUTHORIZED DISCLOSURE OR REUSE OF OR DISCLOSURE TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>					
Size	Drawing Number				
Curves			EEX490/590 NW-B011		
Date	Printed: September 14, 2016	Page	1 of 1		




Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	WHL(P/Q/R)_VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number
				EE490/590 NM-B911	
				Date:	Friday, September 14, 2018
				Sheet	20 of 99
				Rev	0.4

+1.05VALW <19,71,92>
+VCC_IO <5,11,18,71>



20180528
Change the Netname to +1.05VALW
Modified By Tony

[SKL CRB]
[SKL PDG]Route
HOOK[6] to
Skylake
ITP_PMODE.
Termination:
Resistor value
from 1K ohm to 3K
ohm pull up to
PCH_V1.0A Rail.



TABLE

CFG0 : Stall Reset Sequence
after PCU PLL Lock until de-asserted
1 : No Stall
0 : Stall

CFG4 : eDP Enable
1 : Disabled
0 : Enabled


CFG9 : SVID Bus Communication
1 : Enabled
0 : Disabled

[SKL EDS]Zero Voltage Mode:VCCOPC is fixed OPC VR output voltage of 1V, the processor can drive VR to LPM (Low Power Mode) which sets VR output to 0V using ZVM# signal as shown below:

ZVM#	state	VCCOPC
0V		0V
1V		1V

[SKL EDS]Minimum Speed Mode: VCCEPIO can be connected to OPC VR in this case VCCEPIO is fixed to 1V. The processor can drive VR to LPM (Low Power Mode) which sets VR output to 0V using ZVM# signal. In order to achieve better power/performance it is recommended to use a separate VR for VCCEPIO in this case VCCEPIO is configurable to 0.8V/1V. The processor drives the VR to set VCCEPIO value(0.8V/1V) using MSM# signal, based on the required bandwidth for the EPIO interface as shown below:

ZVM#	state	MSM#	state	VCCEPIO
0V		X		0V
1V		0V		0.8V
1V		1V		1V





+2.5V +2.5V <6,23,25,26,94>
+1.2V +1.2V <6,7,18,23,25,26,85>
+0.6VS +0.6VS <23,25,26,85>

[WHL PDG]VDDQ
[WHL PDG] EE 10uF x16, 1uF x16. 330uF x1


Place 10uF/1uF decoupling cap, 4
near each side of the DIMM
connector close to VDD pins.
330uF placeholder

Total quantity is referring to 2 channels.




10U x 6
0.1U x 2
1U x 4
220U x 1

[WHL PDG]VPP
[WHL PDG] EE 10uF x2, 1uF x2.
Place decoupling cap on DRAM side.



10U x 1
1U x 1



[WHL PDG]VTT
[WHL PDG] EE 10uF x2, 1uF x4.




10U x 1
1U x 2

Place decoupling on the VTT plane close to SODIMM

Total
10U x 8
0.1U x 2
1U x 7
220U x 1



Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_DQSP[8:0] DDR0_DQSN[8:0] DDR1_DQSP[8:0] DDR1_DQSN[8:0]	Data Strobes: Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	DDR4/-RS	Diff	The 9th signals[8] are applicable for UDIMM/ SODIM module with ECC in S and H-processor line processors

Security Classification				LC Future Center Secret Data				Title		
Issued Date		2015/09/01		Deciphered Date		2016/12/31		DDR4 CH-B PRIMARY		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								Size Custom		
								Document Number EE490/590 NW-B911		Revision
								Date: Friday, September 14, 2016		
								Sheet 25 of 99		



+2.5V <6,23,24,25,94>
+1.2V <6,7,18,23,24,25,85>
+0.6VS <23,24,25,85>

[WHL PDG]VDDQ

[WHL PDG] EE 10uF x16, 1uF x16. 330uF x1

Place 10uF/1uF decoupling cap, 4
near each side of the DIMM
connector close to VDD pins.
330uF placeholder

Total quantity is referring to 2 channels.




10U x 6
0.1U x 2
1U x 4

[WHL PDG]VPP

[WHL PDG] EE 10uF x2, 1uF x2.


Place decoupling cap on DRAM side.



10U x 1
1U x 1

[WHL PDG]VTT

[WHL PDG] EE 10uF x2, 1uF x4.



10U x 1
1U x 2


Place decoupling on the VTT plane close to SODIMM



Total
10U x 8
0.1U x 2
1U x 7





[WHL U4+2/CFL U4+2f/CNL U2+2/CFL U4+3e Processor]VCCGT
[WHL U4+2/CFL U4+2f/CNL U2+2/CFL U4+3e Processor]22uF x15,10uF x15,1uF x11, 47uF x8





Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number		
				Custom	EE490/590 NM-B911		



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911	
				Date:	Friday, September 14, 2018	Sheet 29 of 99








TABLE of GPU (UV3001)		
Vendor	LCFC P/N	Description
AMD(R17M-P1-70)	SA00008ED00	S IC 216-0905004 C0 FCBGA 769P GPU
AMD(R17M-P1-50)	SA00008DT10	S IC 216-0905018 C3 FCBGA 769P GPU



DIS@ support GEN3



JTAG



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	R17M-P1-50(A)_PCIE		
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>						Rev 0.4
Size Custom	Document Number EE490/590 NM-B911					
Date:	Friday, September 14, 2018					
	Sheet	30	of	99		











TABLE of VRAM (UV3201 UV3202)				
Vendor	P/N	LCFC P/N	Config need Mount	
Samsung	K4G00001C10	SA000001C10	R3212	R3213 R3214
Micron	MT51J256M32HF-70B	SA000001720	R3204	R3213 R3214
Hynix	H5GC8H24AJR-R0C	SA000001620	R3212	R3205 R3214






BOARD_CONFIG-03		Memory Type		Configuration	Speed	Die	Channel Size	Vendor P/N	Voltage	SMT quantity
ID	[2:0]	FB Samsung		DDR4	2666 + 32 4PC/L	8.0 Gops	8-die	40B	K4G00001C10	1.20 V 4 pin
0	000	Samsung-DDR4		2666M + 32 2PCS	8.0 Gops	8-die	20B	K4G00001C10	1.20V	2 pin
1	001	Micron-DDR4		2666M + 32 2PCS	8.0 Gops	A-die	20B	MT51J256M32HF-70B	1.20V	2 pin
2	010	SK Hynix-DDR4		2666M + 32 2PCS	8.0 Gops	Die	20B	H5GC8H24AJR-R0C	1.20V	2 pin


AUD_PORT_CONN [2:0]	DBGDATA_2 DBGDATA_1 DBGDATA_0	111: No usable endpoints 110: One usable endpoint 101: Two usable endpoints 100: Three usable endpoints 011: Four usable endpoints 010: Five usable endpoints 001: Six usable endpoints 000: All endpoints are usable	0 (Internal pull-down)	Design dependent, see description. Provide a pull-up resistor option to VDD_18 on the PCB for each pin.
---------------------	-------------------------------------	--	---------------------------	--


Security Classification		LC Future Secret Data		Title
Issued Date	2015/01/12	Declassified Date	2016/01/12	R17M-P1-S/C0_GPI0
<small>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LG FUTURE CELL AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS RELEASED BY TRANSFERING IT INTO THE CONTROL OF THE COMPETENT DEPARTMENT OF AND BEING USED BY OR FOR THE PURPOSES OF THE PROJECT. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM LG FUTURE CELL.</small>				Rev 001
Drawing Number				REDACTED
Drawing Title				REDACTED


Security Classification		LC Future Center Secret Data		Title	
Revised Date	2016/01/12	Discontinued Date	2016/01/12	R718P1-S0C03_GPO	
Version		Revision		Rev. 1.0	
Date		Date		2016/01/12	
Author		Author		R718P1-S0C03_GPO	
Date		Date		2016/01/12	
Reviewer		Reviewer		R718P1-S0C03_GPO	
Date		Date		2016/01/12	




If this interface is not used, all signal outputs can be unconnected. AUX_ZVSS should always be connected.












POWER UP / POWER DOWN SEQUENCE




PCC circuit

PCC 60A >> R3213 = 13.3K ohm, R3216 = 10.2K ohm
PCC 72A >> R3213 = 11.5K ohm, R3216 = 10.2K ohm

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	R17M-P1-50_SEQ and PCC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number		EE490/590 NW-B911		Rev 0.
Date:	Friday, September 14, 2018		Sheet	37 of 99	

+3VS_VGA <30,32,37,39,91>
+5VALW <39,41,42,43,47,62,64,66,67,71,72,84,85,86,87,88,89,91,93,94>
+1.8VALW <9,19,40,50,51,63,93>
+1.8VS_VGA <30,32,34>

+1.8VALW to +1.8VS_VGA




Security Classification		LC Future Center Secret Data		Title	
Issued Date		2015/01/12	Deciphered Date		2016/01/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size		Document Number		Rev	
Custom		EE490/590 NM-B911		0.4	
Date:		Friday, September 14, 2016		Sheet 38 of 99	


+3VS_VGA <30,32,37,38,91>
+5VALW <38,41,42,43,47,62,64,66,67,71,72,84,85,86,87,88,89,91,93,94>
+3VS <5,9,10,11,12,14,15,23,25,30,32,37,40,47,50,57,58,59,60,63,65,66,67,69,72,82,85,86>

POWER UP / POWER DOWN SEQUENCE


POWER UP




POWER DOWN




+3VS to +3VS_VGA



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	DC V TO 3VS_VGA/0.95VS_VGA	ICFC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911
				Date: Friday, September 14, 2018	Rev 0.4



Security Classification	LC Future Center Secret Data		Title
Issued Date	2016/01/12	Declassified Date	2016/01/12
<p>THIS SECRET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL INFORMATION. THIS SECRET MAY BE USED OR TRANSMITTED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF THE FUTURE CENTER OF PAID DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER WITHIN THE WRITTEN CONSENT OF THE FUTURE CENTER. IT CONTAINS MAY BE USED OR DISCLOSED TO ANY PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>			EC_IT82727-256/BX
			
Size	Document Number	Revision	Rev A
DATE	REASON FOR NR-B011		
CNTR	Friday, September 14, 2016	PM 01:00	ET 01:00

+3VALW <6,9,11,12,15,18,19,40,50,58,60,63,65,66,67,71,72,83,84,91,92,93,95>
+5VALW <38,39,42,43,47,62,64,66,67,71,72,84,85,86,87,88,89,91,93,94>
+5VS <47,50,51,60,61,65,66,72>

LAYOUT/ROUTING GUIDELINES

- 1.For the ADC layout notice circuits,
a) Keep the trace away from Power, fast data bus, and CRTs. Especially PWM DC-DC control.
b) Isolate Analog and Digital ground plane.
- 2.For all power plane,
a)For the VSTBY circuits,
*Recommended net "VSTBY" minimum trace width 12mils.
b)For the VBAT circuits,
1) Vbat should be routed with a minimum trace width of 12 mils.
2) Please make the trace length short, and the trace width wide enough.
3) Isolate the pin-Vbat of EC and the pin of south bridge VCCRTC to avoid VBAT drops.
4) The capacitor connected to Diode is spare for battery installation glitch.
c)For the PLL power circuits,
Internal PLL is supplied by power pin127 of EC only and may have some filter circuit.

- 3.For SPI clock lines,
a) If possible, please avoid using any through-hole.
b) Do not use multiple signal layers for clock signals.
c) Please make the trace length short, and the trace width wide enough.
EC should close to PCH for HSPI signals & SPI flash should close to EC for FSPI signals.
d) The spacing to the closest neighbor should be wide enough.
e) The discrete damping resistors and capacitors are recommended.
f) Keep clock traces as straight as possible.Use arc-shaped traces instead of right-angle bends.

AUDIO DEBUG PORT


TABLE:

Part Name	For NPI	For MP
U4101 SW@	ASM	NA
R4102 SW@	ASM	NA
R4105 SW@	ASM	NA
R4106 SW@	ASM	NA
R4107 SW@	ASM	NA
R4108 SW@	ASM	NA
R5124 AUDIO@	NA	ASM
R5125 AUDIO@	NA	ASM


TABLE:

Mode	Audio	UART
UART_EN	L	H

<51,52> <40> UART_EN
<51,52> HP_OUTR_CON HP_OUTL_CON



Audio Debug Function



www.ti.com

SCDS306--OCTOBER 2010

FUNCTION TABLE

ASEL	VAUDIO	VBUS	L,R	D+, D-
L	L	L	OFF	OFF
L	L	H	OFF	OFF
L	H	L	ON	OFF
L	H	H	OFF ⁽¹⁾	ON
H	L	L	OFF	OFF
H	L	H	OFF	OFF
H	H	L	ON	OFF
H	H	H	ON	OFF

(1) 100Ω shunt resistors are enabled in this state.





TABLE of PROTECTOR (U4202)		
Vendor	LCFC P/N	Description
TI	SA000093G00	S IC SN1710033RUKR WQFN PORT PROTECTOR



Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/01/12	Declassified Date	2016/01/12
			BLANK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY DIVISION OF F&O OUTSIDE OF F&O OR AS AUTHORIZED BY F&O. IT IS THE POLICY OF LC FUTURE CENTER TO MAINTAIN THE CONFIDENTIALITY OF ALL INFORMATION CONTAINED HEREIN. ANY DISCLOSURE OF THIS INFORMATION TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER IS PROHIBITED.			Sheet Count
			Enclosure Number EE490/590 NW-B011
			Date Friday, September 11, 2016 10:08 AM 43 01 39

Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/01/12	Declassified Date	2016/01/12
			BLANK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY OR ANY OF ITS AFFILIATES OR SUBSIDIARIES WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER. ANY UNAUTHORIZED DISCLOSURE OF THIS INFORMATION TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER MAY BE SUBJECT TO LEGAL ACTION.			REV D
			Enclosure Number
			EE490/590 NW-B011
			Date Friday, September 14, 2018 10:08 AM 49 01 99

	A	B	C	D	E
1					
2					
3					
4					

Security Classification	LC Future Center Secret Data				Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12		BLANK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom	Document Number EE490/590 NM-B911	Rev 0.4
					Date:	Friday, September 14, 2018	Sheet 46 of 99






Figure 1-2. HDMI* HPD Active Level Shifter Design Recommendation.




Figure 1-3. HDMI* HPD Cost Reduced Level Shifter Design Recommendation.







TABLE of POWER SWITCH (F4701)		
LCFC P/N	Description	
LITTELFUSE SP040005G00	S FUSE 1206L050YRHF 0.5A 6V CURUS/TUV	
BOURNS SP040005L00	S_PPTC_TH MF-NSMF050-2 0.5A 13.2V UL/TUV	

Security Classification		LC Future Center Secret Data		Title	
Issued Date		Declassified Date		BLANK	
2015/01/12		2016/01/12			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MUST NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY OR DIVISION OF FMS. DISSEMINATION OF THIS SHEET TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF FMS IS PROHIBITED. ANY UNAUTHORIZED DISSEMINATION OF THIS SHEET TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF FMS IS PROHIBITED. ANY UNAUTHORIZED DISSEMINATION OF THIS SHEET TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF FMS IS PROHIBITED.</small>					
REV D				Enclosure Number	
				EE490/590 NW-B011	
Date				Friday, September 14, 2018 10:08 AM 49 51 59	


	A	B	C	D	E
1					
2					
3					
4					

Security Classification	LC Future Center Secret Data				Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12		BLANK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom	Document Number EE490/590 NM-B911	Rev 0.4
					Date:	Friday, September 14, 2018	Sheet 49 of 99






HeadPhone/LINE OUT







EXT. MIC/LINE IN

Apple --> EXT_MIC_A, HGND B
Nokia --> EXT_MIC_B, HGND A






SPK CONN.








Vendor suggestion. Reserve for EMI.
Close to JAUHP.


ESD request








Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	GBE LAN PHY(BLANK) 	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size Custom	Document Number EE490/590 NM-B911
				Date Friday, September 14, 2016	Rev 0.4
				Sheet 53 of 99	




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	GBE LAN SWITCH(BLANK) 	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911
				Date: Friday, September 14, 2018	Rev 0.4
				1	Sheet 54 of 99



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	RJ45 CONN.(BLANK) 	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911
				Date: Friday, September 14, 2018	Rev 0.4
				Sheet 35 of 99	



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	CARDREADER/CONN.(BLANK)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911
				Date: Friday, September 14, 2018	Rev 0.4
				Sheet 36 of 99	



P/N	ADDR_SEL	Address
LIS2DWLTR	H L	32h (W) & 33h (R) 30h (W) & 31h (R)
KX022-1020	H L	3Eh (W) & 3Fh (R) 3Ch (W) & 3Dh (R)









TABLE of Thermal Sensor (U5901)



Title			
THERMAL SENSOR			
Size	Document Number	Rev	
Custom	EE490/590 NM-B911	0.4	
Date:	Friday, September 14, 2018	Sheet	59 of 99

+3VS <5,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,63,65,66,67,69,72,82,85,86>
+5VS <41,47,50,51,61,65,66,72>
+3VALW <6,9,11,12,15,18,19,40,41,50,58,63,65,66,67,71,72,83,84,91,92,93,95>

LCDVDD Circuit















TABLE of POWER SWITCH (U6001)		
Vendor	LCFC P/N	Description
GMT	SA000074R00	S IC G524B1T11U SOT23 5P POWER SWITCH
SILERGY	SA000074P00	S IC SY6288C20AAC SOT23 5P POWER SWITCH






+5VS  +5VS <41,47,50,51,60,65,66,72>

<12>	PCIE12_SATA0_CTX_DRX_P		PCIE12 SATA0_CTX_DRX_P	C6112	1	2	0.01U_0201_6.3V7-K	PCIE12 SATA0_CTX_DRX_P_CONN
<12>	PCIE12_SATA0_CTX_DRX_N		PCIE12 SATA0_CTX_DRX_N	C6113	1	2	0.01U_0201_6.3V7-K	PCIE12 SATA0_CTX_DRX_N_CONN
<12>	PCIE12_SATA0_CRX_DTX_P		PCIE12 SATA0_CRX_DTX_P	C6114	1	2	0.01U_0201_6.3V7-K	PCIE12 SATA0_CRX_DTX_P_CONN
<12>	PCIE12_SATA0_CRX_DTX_N		PCIE12 SATA0_CRX_DTX_N	C6115	1	2	0.01U_0201_6.3V7-K	PCIE12 SATA0_CRX_DTX_N_CONN



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	SATA HDD CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number
				EE490/590 NM-B911	
				Date:	Friday, September 14, 2018
				Sheet	61 of 99
				Rev	0.4

On Board (LEFT-Front)

+5VALW  +5VALW <38,39,41,42,43,47,64,66,67,71,72,84,85,86,87,88,89,91,93,94>
+3VALW  +3VALW <6,9,11,12,15,18,19,40,41,50,58,60,63,65,66,67,71,72,83,84,91,92,93,95>
+USB_PWR_S2  +USB_PWR_S2

USB POWER SWITCH









TABLE of POWER SWITCH (U6201)


Vendor	LCFC P/N	Description
SILERGY	SA000074Q00	S IC SY6288D20AAC SOT23 5P POWER SWITCH
GMT	SA000079400	S IC G517F2T11U SOT-23 5P POWER SWITCH



Notice the layout constraint
Because the netname has been changed,
were USB_3P4_RXN_RT_C and USB_3P4_RXP_RT_C





Security Classification		LC Future Center Secret Data		Title			Rev
Issued Date		2015/01/12	Deciphered Date	2016/01/12			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size		Document Number		EE490/590 NW-B911			
Custom							
Date:		Friday, September 14, 2018		Sheet 62 of 99			



H=3.20mm Connector




TABLE of WLAN(JWLAN1)		
Vendor	P/N	LCFC P/N
TE	TE_1-2199119-1_75P-T	SP021703091



```

: GPP_F6/CNV_RGI_DT
:
: A weak external pull-up is required
: 0 = Integrated CNVi enable.
: 1 = Integrated CNVi disable.

```

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	WLAN NGFF CONN.		
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OF THE ARMY AUTHORIZED BY LC FUTURE CENTER. ANY DISCLOSURE OF THIS SHEET OR ANY INFORMATION CONTAINED THEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Size Cutting	<p>Document Number EE490/590 NW-B911</p> <p>Rev 0.4</p>	
Date:				Release Schedule: 2015-2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030		

On Board (LEFT-Back)

TABLE of POWER SWITCH (U6401)

Vendor	LCFC P/N	Description
TI	SA00008HF00	S IC SN1702001RTER WQFN 16P USB CHARGING
DIODES	SA00009D800	S IC PI5USB2546HZHEX TQFN 16P CONTROLLER

CLT1 CLT2 CLT3 ILIM_SEL MOD

0	0	0	X	DCH	OUT held low
1	1	1	1	CDP	Data Connected and Port Power Mgt. Function Active
1	1	1	0	SDP2	Data Connected
1	1	0	X	SDP1	Data Connected
0	1	0	X	SDP1	Data Connected
1	0	0	X	DCP_Short	Device Forced to stay in DCP BC 1.2 charging mode
1	0	1	X	DCP_Divider	Device Forced to stay in DCP Divider 1 Charging Mode
0	1	1	X	DCP_Auto	Data Disconnected and Port Power Mgt. Function Active
0	0	1	X	DCP_Auto	Data Disconnected and Power Wake Function Active

Security Classification LC Future Center Secret Data

Issued Date 2015/01/12 Deciphered Date 2016/01/12

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.


Title USB3 P1 CONN.


Size Document Number EE490/590 NM-B911

Date: Friday, September 14, 2018 Sheet 64 of 99

Rev 0.4

	CLT1	CLT2	CLT3	ILIM_SEL	MOD	
	0	0	0	X	DCH	OUT held low
★	1	1	1	1	CDP	Data Connected and Port Power Mgt. Function Active
★	1	1	1	0	SDP2	Data Connected
★	1	1	0	X	SDP1	Data Connected
★	0	1	0	X	SDP1	Data Connected
	1	0	0	X	DCP_Short	Device Forced to stay in DCP BC 1.2 charging mode
	1	0	1	X	DCP_Divider	Device Forced to stay in DCP Divider 1 Charging Mode
★	0	1	1	X	DCP_Auto	Data Disconnected and Port Power Mgt. Function Active
	0	0	1	X	DCP_Auto	Data Disconnected and Power Wake Function Active



Security Classification		LC Future Center Secret Data			Title						
Issued Date		2015/01/12	Deciphered Date		2016/01/12				USB3 P1 CONN.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL INFORMATION. THIS SECRET INFORMATION IS THE PROPERTY OF THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Size Custom		Document Number EE490/590 NM-B911		Rev 0.4	
						Date:		Friday, September 14, 2018		Sheet 64 of 99	

Keyboard CONN

Pin #	Assign
1	SENSE3
2	SENSE7
3	SENSE6
4	DRV14
5	DRV4
6	SENSE1
7	DRV0
8	SENSE2
9	SENSE0
10	DRV1
11	DRV2
12	SENSE5
13	DRV1
14	DRV3
15	DRV6
16	DRV7
17	DRV5
18	DRV15
19	DRV13
20	DRV9
21	DRV12
22	DRV10
23	DRV8
25	Vcc
26	LED1
27	LED2
28	LED3
29	HOTKEY
30	GND
31	LED4
32	M2
33	M1
34	M2
35	M3
36	DRV16
37	DRV17
38	LED5
39	NC
40	NC

Assign	Purpose
Vcc	Vcc 3V for LED
LED1	LED for FnLk
LED2	LED for F1
LED3	LED for F4
LED4	LED for CapsLk
LED5	LED for NumLock


Assign	Purpose
MC	Common pin for TrackPoint click button
M1	Left button
M2	Right button
M3	Center button

Click Pad

TrackPoint and Backlight FPC Pin Assignment


Pin #	Assign
1	VCC (3.3V) ←
2	IPD DATA
3	IPD RST
4	MIDDLE
5	RIGHT
6	LEFT
7	IPD GND
8	IPD CLK
9	LED VCCS (5V)
10	LED PWM
11	Backlight detection
12	LED GND

Track Point




+RTCBATT <14,80>
+5VS <41,47,50,51,60,61,65,72>
+3VS <5,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,60,63,65,67,69,72,82,85,86>
+3VALW <6,9,11,12,15,18,19,40,41,50,58,60,63,65,67,71,72,83,84,91,92,93,95>

RTC CONN.




FAN CONN.



Pin No.	Signal	Note
1	ID	Fan ID
2	VCC	+5V
3	FG	2 Pulses
4	GND	-
5	PWM	PWM

POWER ADAPTER Bi-COLOR (ORANGE/WHITE)






Chip	Type	Material	Emitted Color	Resin Color
S2S	AlGaInP	Brilliant Orange		Yellow Diffused
T3	InGaN	Pure White		

TABLE of POWER SWITCH (LED66)


Vendor	LCFC P/N	Description
LITEON	SC50000GM00	S LED LTW-327DSKF-5A 3X1 ORANGE/WHITE
EVERLIGHT	SC50000GD00	S LED 12-22A/S2ST3D-C30/2C(FTK) ORG/WHI


FingerPrint CONN.







IO_40_Pin conn





Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	DOCKING CONN.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911	Rev 0.4
				Date:	Friday, September 14, 2018	Sheet 68 of 99

M.2 SSD(M TYPE)

+3VS  +3VS <5.9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,60,63,65,66,67,72,82,85,86>

6.5.4.1.1 AC Capacitor General Guidelines SATA / PCI Express* Multiplexed Ports

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe* multiplexed ports. **When SATA and PCIe are muxed, always route according to SATA design guidelines.** SATA does not support signal polarity reversal and does not support lane reversal.





Table 6-16. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values (Sheet 1 of 2)

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF	None ²	None ³

4.0 Electrical Interface Specification (TBD)

4.1 Serial ATA Interface Connector



4.2 Pin Assignments


Pin#	Assignment	Description	Pin#
76	3.3V	GND	75
72	3.3V	GND	71
70	3.3V	GND	69
68	NC	NC	67
66	Module Key	Module Key	65
64	Module Key	Module Key	63
62	Module Key	Module Key	61
60	NC	NC	59
58	NC	NC	57
56	NC	NC	55
54	NC	NC	53
52	NC	NC	51
50	NC	SATA-A+	49
48	NC	SATA-A-	47
46	NC	SATA-B	45
44	NC	SATA-B+	43
42	NC	SATA-B-	41
40	NC	GND	39
38	NC	GND	37
36	NC	GND	35
34	NC	GND	33
32	NC	NC	31
30	NC	NC	29
28	NC	NC	27
26	NC	NC	25
24	NC	NC	23
22	NC	NC	21
20	NC	NC	19
18	NC	NC	17
16	NC	NC	15
14	NC	NC	13

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.

SAMSUNG

4.0 INTERFACE SPECIFICATION

4.1 Connector Dimension and Pin Location



4.2 Pin Assignments and Definition

Pin#	Assignment	Description	Pin#	Assignment	Description
1	GND	Return current path	2	3.3V	3.3V source
3	GND	Return current path	4	3.3V	3.3V source
5	PETp3	PCIe TX	6	NC	NC
7	PETp3	PCIe TX	8	NC	NC
9	GND	Return current path	10	LED18	Device Active Signal (Refer to Table 115)
11	PERn3	PCIe Rx	12	3.3V	3.3V source
13	PERn3	PCIe Rx	14	3.3V	3.3V source
15	GND	Return current path	16	3.3V	3.3V source
17	PETp3	PCIe TX	18	3.3V	3.3V source
19	PETp3	PCIe TX	20	NC	NC
21	GND	Return current path	22	NC	NC
23	PERn3	PCIe Rx	24	NC	NC
25	PERn3	PCIe Rx	26	NC	NC
27	GND	Return current path	28	NC	NC
29	PETp3	PCIe TX	30	NC	NC
31	PETp3	PCIe TX	32	NC	NC
33	GND	Return current path	34	NC	NC
35	PERn3	PCIe Rx	36	NC	NC
37	PERn3	PCIe Rx	38	NC	NC
39	GND	Return current path	40	ALTRn3(1)	DRN (Do Not Use)
41	PETp3	PCIe TX	42	SMB_DATA(SDP)	DRN (Do Not Use)
43	PETp3	PCIe TX	44	SMB_CLK(SDP)	DRN (Do Not Use)
45	GND	Return current path	46	NC	NC
47	PERn3	PCIe Rx	48	NC	NC
49	PERn3	PCIe Rx	50	PERn3	PCIe Rx
51	GND	Return current path	52	CLKREQ#	PCIe Device Clock Request
53	REFCLKP	PCIe Reference Clock	54	PERn3	NC
55	REFCLKP	PCIe Reference Clock	56	PERn3	NC
57	GND	Return current path	58	PERn3	NC
59	NC	NC	60	SUSCLK	DRN (Do Not Use)
61	NC	NC	62	3.3V	3.3V source
63	NC	NC	64	3.3V	3.3V source
65	NC	NC	66	3.3V	3.3V source
67	NC	NC	68	3.3V	3.3V source

IF THERE IS ANY OTHER OPERATION TO IMPLEMENT IN ADDITION TO SPECIFICATION IN THE DATASHEET OR JEDEC STANDARD, PLEASE CONTACT EACH BRANCH OFFICE OR HEADQUARTERS OF SAMSUNG ELECTRONICS.


SAMSUNG


Table 54. Socket 3 SSD Pinout (Mechanical Key M) On Platform

Pin	Signal	Signal	Pin
74	3.3 V	GND	75
72	3.3 V	GND	73
70	3.3 V	GND	71
68	PEDET (NC-PCIe/GND-SATA)	NC	69
66	SUSCLK(32kHz) (I/O)(0/3.3V)	CONNECTOR Key M	67
64	CONNECTOR Key M	CONNECTOR Key M	63
62	CONNECTOR Key M	CONNECTOR Key M	61
60	CONNECTOR Key M	CONNECTOR Key M	59
58	NC	GND	57
56	NC	REFCLKp	55
54	PEWAKE# (I/O)(0/3.3V) or NC	REFCLKn	53
52	CLKREQ# (I/O)(0/3.3V) or NC	GND	51
50	PERST# (O)(0/3.3V) or NC	PETp0/SATA-A+	49
48	NC	PETn0/SATA-A-	47
46	NC	PERp0/SATA-B-	45
44	ALERT# (I) (0/1.8V)	PERn0/SATA-B+	43
42	SMB_DATA (I/O) (0/1.8V)	GND	41
40	SMB_CLK (I/O) (0/1.8V)	GND	39
38	DEVSLP (O)	PETp1	37
36	NC	PETn1	35
34	NC	GND	33
32	NC	PERp1	31
30	NC	PERn1	29
28	NC	GND	27
26	NC	PETp2	25
24	NC	PETn2	23
22	NC	GND	21
20	NC	PERp2	19
18	3.3 V	PERn2	17
16	3.3 V	GND	15
14	3.3 V	PETp3	13
12	3.3 V	PETn3	11
10	DAS/DSS (I/O)/LED_1# (I)(0/3.3V)	PERp3	9
8	NC	PERn3	7
6	NC	PERn3	5
4	3.3 V	GND	3
2	3.3 V	GND	1

*Notice the Pin#43 and 41 for SATA and PCIe Combo Port. Refer to PCI Express M.2 Specification

Security Classification	LC Future Center Secret Data	Title	M.2 SLOT CONN.
Issued Date	2015/01/12	Deciphered Date	2016/01/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS DOCUMENT IS THE PROPERTY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		Size	Document Number
		Custom	EE490/590 NM-B911
		Date	Friday, September 14, 2018
		Sheet	69
		Rev	0.4




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911	
				Date:	Friday, September 14, 2018	Sheet 70 of 99


+1.05VALW		+1.05VALW	<19,21,92>
+VCC_STG		+VCC_STG	<8,16,18>
+VCC_IO		+VCC_IO	<5,11,18,21>
+5VALW		+5VALW	<38,39,41,42,43,47,62,64,66,67,72,84,85,86,87,88,89,91,93,94>
+VCC_ST		+VCC_ST	<8,15,16,18,86>
+3VALW		+3VALW	<6,9,11,12,15,18,19,40,41,50,58,60,63,65,66,67,72,83,84,91,92,93,95>

TABLE of POWER SWITCH (U7101)		
Vendor	LCFC P/N	Description
TI	SA00008C900	S IC TPS22976DPUR WSON 14P LOAD SWITCH
GMT	SA00008F400	S IC G2898KD1U TDFN 14P LOAD SWITCH

+1.05VALW to +VCC_IO_AP & +VCC_ST



+5VALW		+5VALW	<38,39,41,42,43,47,62,64,66,67,71,84,85,86,87,88,89,91,93,94>
+5VS		+5VS	<41,47,50,51,60,61,65,66>
+3VALW		+3VALW	<6,9,11,12,15,18,19,40,41,50,58,60,63,65,66,67,71,83,84,91,92,93,95>
+3VS		+3VS	<5,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,60,63,65,66,67,69,82,85,86>
+3VL		+3VL	<19,40,42,67,80,82,83,84>
B+		B+	<47,60,80,83,84,85,86,87,88,89,91,92,95>



1. MIRROR code, is correct????
2. After reset EC, EC control "Low", not High or Disable.

Smart Switch +5VALW To +5VS +3VALW To +3VS







TABLE of POWER SWITCH (U7201)		
Vendor	LCFC P/N	Description
TI	SA00008C900	S IC TPS22976DPUR WSON 14P LOAD SWITCH
GMT	SA00008F400	S IC G2898KD1U TDFN 14P LOAD SWITCH




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	DC V TO VS/ V-PCH	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911
				Date: Friday, September 14, 2018	Rev 0.4





Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size	Document Number	Rev
				Custom	EE490/590 NM-B911	0.4
				Date:	Friday, September 14, 2018	Sheet 73 of 99




5 4 3 2 1


D


C


B


A

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911	
				Date:	Friday, September 14, 2018	Sheet 74 of 99




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911	
				Date:	Friday, September 14, 2018	Sheet 75 of 99

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
				Size Custom	Document Number EE490/590 NM-B911	Rev 0.4
				Date:	Friday, September 14, 2018	Sheet 76 of 99


5					4					3					2					1									
D																													
C																													
B																													
A																													
Security Classification					LC Future Center Secret Data										Title														
Issued Date					2015/01/12					Deciphered Date					2016/01/12														
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.															Size					Document Number					Rev				
															C					EE490/590 NM-B911					0.4				
															Date:					Friday, September 14, 2018					Sheet 77 of 99				
5					4					3					2					1									

Screw Hole

CPU




WLAN




PCB Fedical Mark PAD





5	4	3	2	1
D				D
C				C
B				B
A				A

Security Classification	LC Future Center Secret Data			Title		
Issued Date	2013/11/04	Deciphered Date	2014/12/31	PLM BOM		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911	Rev 0.4
				Date:	Friday, September 14, 2018	Sheet 79 of 99




RTC Battery




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/05	Deciphered Date	2014/12/31	VIN Detector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number	Rev 0.4
				EE490/590 NM-B911		
				Date:	Friday, September 14, 2018	Sheet 80 of 99


BLANK






Security Classification		LC Future Center Secret Data		Title	
Issued Date		2015/09/01	Deciphered Date	2016/12/31	XXXX
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				<div><div>Size</div><div>Document Number</div><div>Custom</div></div> <div><div>EE490/590</div><div>NM-B911</div></div> <div><div>Date</div><div>Friday, September 14, 2018</div><div>Sheet</div><div>81</div><div>of</div><div>99</div><div>Rev</div><div>0.4</div></div>	








Security Classification			LC Future Center Secret Data		Title	
Issued Date			2013/08/05	Deciphered Date	2014/12/31	CHARGER
THIS SKETCH OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SKETCH MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPTON DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SKETCH NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size	Document Number	Rev				0.4
System	EE490/500 NM-B011	Date				Friday, September 14, 2018 8:01 AM








Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number
				EE490/590 NM-B911	
				Date: Friday, September 14, 2018	Sheet 90 of 99
				Rev 0.4	



SVC	SVD	Boot Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V(Default)
1	1	0.8V





Security Classification		LC Future Center Secret Data		Title		
Issued Date		2013/08/05	Deciphered Date		2014/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size Custom		Document Number				Rev
		EE490/590 NM-B911				0.4
Date:		Friday, September 14, 2018		Sheet	93	of 99



Security Classification		LC Future Center Secret Data		Title		
Issued Date		Deciphered Date		Power Block Diagram		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	
				Sheet	EE490/590 NM-B911	
				Date:	Friday, September 14, 2018	Sheet 88 of 99

5

4

3


2

1

D

D

PRTC2



BATT CR2032 3V 210MAH

RTC@

EE480

C


C

B

B

A

A

Security Classification		LC Future Center Secret Data		Title RTC			
Issued Date			Deciphered Date				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE490/590 NM-B911	Rev 0.4	
				Date:	Friday, September 14, 2018	Sheet	97 of 99

5

4

3

2


1

BLANK

Security Classification		LC Future Center Secret Data		Title	
Issued Date		2015/09/01	Deciphered Date	2016/12/31	XXXX
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				<div><div>Size</div><div>Document Number</div><div>Custom</div></div> <div><div>EE490/590</div><div>NM-B911</div></div> <div><div>Date</div><div>Friday, September 14, 2018</div><div>Sheet</div><div>98</div><div>of</div><div>99</div></div> <div><div>Rev</div><div>0.4</div></div>	



Power tree diagram



RTS5455 +LDO_3V3 +LDO_3V3 <40,42,43> TYPE-C

Security Classification	LC Future Center Secret Data			Title	LOAD BOM ONLY		
Issued Date	2013/11/08	Deciphered Date	2013/11/08				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Date:	Friday, September 14, 2018	Sheet 99 of 99	